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Abstract—Recently, the posit numerical format has shown
promise for DNN data representation and compute with ultra-
low precision ([5..8]-bit). However, majority of studies focus only
on DNN inference. In this work, we propose DNN training
using posits and compare with the floating point training. We
evaluate on both MNIST and Fashion MNIST corpuses, where
16-bit posits outperform 16-bit floating point for end-to-end DNN
training.
Index Terms—Deep neural networks, low-precision arithmetic,
posit numerical format
I. INTRODUCTION
The edge computing, offers a decentralized solution to
cloud-based datacenters [1] and intelligence-at-the-edge of
mobile networks. However, training on the edge is a challenge
for many deep neural networks (DNNs). This arises due to
the significant cost of multiply-and-accumulate (MAC) units,
an ubiquitous operation in all DNNs. In a 45 nm CMOS
process, energy consumption doubles from 16-bit floats to
32-bit floats for addition and by ∼4× for multiplication [2].
Memory access cost increases by ∼10× from 8 kB to 1 MB
memory with a 64-bit cache [2]. In general, there is a gap
between memory storage, bandwidth, compute requirements,
and energy consumption of modern DNNs and hardware
resources available on edge devices [3].
An apparent solution to address this gap is to compress
such networks, thus reducing the compute requirements to
match putative edge resources. Several groups have proposed
compressed new compute- and memory-efficient DNN ar-
chitectures [4]–[6] and parameter-efficient neural networks,
using methods such as DNN pruning [7], distillation [8], and
low-precision arithmetic [9], [10]. Among these approaches,
low-precision arithmetic is noted for its ability to reduce
memory capacity, bandwidth, latency, and energy consumption
associated with MAC units in DNNs and an increase in the
level of data parallelism [9], [11], [12].
The ultimate goal of low-precision DNN design is to reduce
the original hardware complexity of the high-precision DNN
model to a level suitable for edge devices without significantly
degrading performance.
To address the gaps in previous studies, we are motivated
to study low-precision posit for DNN training on the edge.
II. POSIT NUMERICAL FORMAT
An alternative to IEEE-754 floating point numbers, posits
were recently introduced and exhibit a tapered-precision char-
Hamed. F. Langroudi, Zachariah Carmichael, and Dhireesha Kudithipudi
are with the Nueromorphic AI Lab, Department of Computer Engineering,
Rochester Institute of Technology, Rochester, NY, USA
acteristic [13]. Posits, a Type III unum, offer an elegant
resolution to many of the shortcomings of IEEE-754 floating
format and address limitations of both Type I and Type II
unums [14]. Moreover, posits provide better accuracy, dynamic
range, and program reproducibility than IEEE floating point.
The essential advantage of posits is their capability to represent
nonlinearly distributed numbers in a specific dynamic range
about unity (±1.0) with high accuracy. The value of a posit
bit-string is governed by (1), where s represents the sign, es
the maximal exponential bits, fs the maximal fractional bits,
e the exponent value, f the fraction value, and k the regime
value (as given by (2)).
x =

0, if (00...0)
NaR, if (10...0)
(−1)s × 22es×k × 2e ×
(
1 + f
2fs
)
, otherwise
(1)
The regime is encoded based on the runlength m of identical
bits (r...r) terminated by either a regime terminating bit r
or the end of the bit-string of size n. Note that there is
no requirement to distinguish between negative and positive
zero since only a single bit pattern (00...0) represents zero.
Furthermore, instead of defining a “Not-a-Number” (NaN )
for exceptional values and infinity by various bit patterns, a
single bit pattern (10...0), “Not-a-Real” (NaR), represents all
such values. Furthermore, NaR never arises due to overflow
or underflow. More details about the posit numerical format
can be found in [13].
k =
{
−m, if r = 0
m− 1, if r = 1 (2)
III. RELATED WORK
As early as the 1980s, low-precision arithmetic has been
explored in shallow neural networks to decrease both compute
and memory complexity for training and inference without
deteriorating performance [15]–[18]. In some scenarios, this
bit-precision constraint also improves DNN performance due
to the quantization noise acting as a regularization method
[18], [19]. The outcome of these studies indicate that 16- and
8-bit precision DNN parameters are capable of satisfactorily
maintaining performance for both training and inference in
shallow networks [16]–[18]. The capability of low-precision
arithmetic is reevaluated in the deep learning era to reduce
memory footprint and energy consumption during training and
inference [10]–[12], [20]–[30].
In performing DNN training, several previous studies utilize
either variants of low-precision block floating point (BFP)
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2(blocks of floating point DNN parameters that share an ex-
ponent [31]) or mixed-precision floating point. These meth-
ods are sufficient to maintain similar performance as 32-bit
high-precision floating point. For instance, Courbariaux et al.
trained a low-precision DNN on the MNIST, CIFAR-10, and
SVHN datasets with the floating point, fixed-point, and BFP
numerical formats [20] and show that BFP achieves the best
performance due to variability between the dynamic range and
precision of DNN parameters [20]. Following, Koster et al.
proposed the Flexpoint numerical format and a new algorithm,
Autoflex, which analyzes the statistics of the history of DNN
parameters, to optimally select the shared exponents for DNN
parameters iteration-wise during gradient descent [23].
Aside from the BFP numerical format, Narang et al. ex-
plored mixed-precision floating point [22] using 16-bit floating
point weights, activations, and gradients during both the for-
ward and backward passes. To prevent accuracy loss caused by
underflow in 16-bit floating point, the weights are updated with
32-bit floating point. Additionally, to prevent gradients with
very small magnitude from becoming zero when represented
by 16-bit floating point, a new loss scaling approach is
proposed.
Recently, Wang et al. and Mellempudi et al. propose a
method to reduce the bit-precision of weights, activations, and
gradients to 8 bits by exhaustively analyzing DNN parameters
during training [10], [24]. In [24], a new chunk-based addition
is presented to solve the truncation issue caused by the addition
of large- and small-magnitude numbers, thus successfully
reducing the number of bits for the accumulator and weight
updates to 16 bits. To mitigate requiring loss scaling in mixed-
precision floating point training, Kalamkar et al. [25] proposed
the brain floating point (BFLOAT-16) half-precision format
with a reduced 8-bit fractional precision and similar dynamic
range (7-bit exponent) to 32-bit floating point. A side effect of
this representation is that the conversion complexity between
these BFLOAT-16 and IEEE floating point is reduced during
training. In training a ResNet model on the ImageNet dataset,
BFLOAT-16s achieve the same performance as 32-bit floating
point.
This research builds on earlier studies [27]–[30], [32] and
for the first time studies feedforward neural network training
with posits on MNIST and Fashion MNIST datasets .
IV. PROPOSED WORK, RESULTS & ANALYSIS
To perform DNN training in feedforward neural networks,
we study two numerical formats (floating point and posit) with
32-bit and 16-bit precision. For simplicity, the architecture
explained here is based on three hidden layers feedforward
neural network training with the posit numerical format as
shown in Fig. 1.
The networks are implemented in the Keras [33] and Ten-
sorFlow [34] frameworks. {16, 32}-bit floating point and posit
numbers for DNN training are extended to these frameworks
via software emulation.
To compare the posit and floating point numerical formats,
a four-layer feedforward neural network is trained with each
of the number system on the MNIST and Fashion-MNIST
datasets. The results indicate that posits have improved ac-
curacy in comparison to floating point at both 16- and 32-
bit precision, as shown in Table I. Although the evaluation
is demonstrated on small datasets, there are two advantages
compared to [10], [24]. Mellempudi et al. [24] use 32-bit
numbers for accumulation to reduce the hardware cost of
stochastic rounding. Wang et al. [10] reduce the accumulation
bit-precision to 16 by using stochastic rounding. However,
in this paper, we show the potential of using 16-bit posits
for all DNN parameters with a simple and hardware-friendly
round-to-nearest algorithm and show less than 2% accuracy
degradation without exhaustively analyzing the network train-
ing parameters.
Table I: Average accuracy over 10 independent runs on the
test set of the respective dataset. Networks are trained using
only the specified numerical format.
Task Format Accuracy
MNIST
Posit-32 98.131%
Float-32 98.087%
Posit-16 96.535%
Float-16 90.646%
Fashion MNIST
Posit-32 89.263%
Float-32 89.105%
Posit-16 87.400%
Float-16 81.725%
A summary of recent studies that propose low-precision
training frameworks are shown in Table II. Several research
groups have explored the efficacy of floats and BFP on the
performance of DNNs with multiple image classification tasks
[10], [22]–[25], [32]. However, the majority of these works
analyze the appropriateness of the posit numerical format for
DNN training.
V. CONCLUSIONS
This work presented low-precision posit designs for both
training and inference on edge devices. We show that the
novel posit numerical format has high efficacy for DNN
training at {16, 32}-bit precision training, surpassing the
equal-bandwidth fixed-point and floating point counterparts.
The success of posits in these experiments, needs further
exploration of ultra-low precision posit training for richer
datasets.
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